Abstract-This paper describes a new usage of the dc/dc converter developed by D. I. Sheppard and B. E. Taylor in 1983 for achieving high power factor and output regulation. This converter may be viewed as a cascade of a modified boost stage and a buck stage, with the two stages sharing the same active switch. Two possible operation regimes are described. In the first regime, the converter's input part, which is a modified boost converter, operates in discontinuous mode, and the output part, which is a buck converter, operates in continuous mode. In this regime, high power factor is naturally achieved, and the output voltage is regulated by duty-cycle modulation via a simple output feedback. In the second regime, the input part operates in continuous mode, and the output part operates in discontinuous mode, with dutycycle modulation maintaining a high power factor and frequency modulation regulating the output. Some comparisons between the Sheppard-Taylor converter and conventional boost and buck cascade are given in the paper.
I. INTRODUCTION

D
EVELOPED in 1983, the Sheppard-Taylor converter [1] was primarily designed to provide nonpulsating input and output currents similar to theĆuk converter. As shown in Fig. 1 , the converter has two inductors that can shape the input current and feed the output load. In its original version, the converter was designed to operate with both inductance currents continuous, and only dc/dc voltage conversion was considered.
At first glance, this converter possesses a similar property to the normal boost-buck-cascade single-stage power-factorcorrection (PFC) converter shown in Fig. 2 . Essentially, the presence of a storage capacitor provides instantaneous power buffering which in turn allows output regulation to be achieved simultaneously with high power factor using only one switch control. Moreover, a closer inspection reveals that an extra useful feature is provided by the storage capacitor which, with a special switching arrangement, pushes up the input current during on time and pulls it down during off time. The on-time boosting of input current by an additional dc voltage is not provided by the normal boost converter. Not recognized in the past, this feature can be exploited for PFC Manuscript received June 12, 1997; revised February 24, 1998. Recommended by Associate Editor, R. Steigerwald.
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Publisher Item Identifier S 0885-8993(98)06474-6. applications. In particular, two operating modes are possible for PFC applications. 1) With its input current in discontinuous mode, the converter naturally achieves high power factor, even without feedforward compensation. Compared to the discontinuous-mode boost converter, the SheppardTaylor achieves higher power factor and less harmonics for low-voltage stress ranges, and has extremely low third harmonics in a certain voltage stress range. (An objective comparison is given in Section II-D.) 2) Perfect input current shaping (sine current) can be achieved when the converter operates with its input current in continuous mode. Such is theoretically impossible with the boost PFC stage since the rate of change of the input current is always zero at the instant immediately after the zero crossing of the input sine voltage, as illustrated in Fig. 3 . Our objective in this paper is to study the use of the Sheppard-Taylor converter as a single-stage PFC regulator. By definition, a single-stage PFC regulator provides output voltage regulation and input power factor correction using one (or one set of synchronized) active switch(es) under the control 0885-8993/98$10.00 © 1998 IEEE of one driving signal. Such a circuit mandates the presence of an energy storage element which buffers the instantaneous difference between the constant output power and the input power which changes as the product of two sinusoids. Typical topologies consist of a cascade of a boost PFC stage and a dc/dc converter stage, with the two stages sharing the same active switch, e.g., SSIPP [2] , BIFRED, and BIBRED [3] , [4] . The Sheppard-Taylor converter represents yet another alternative with pros and cons. We will present two operating regimes of this converter that can result in a very high-input power factor and simultaneous output regulation. Referring to Fig. 1 , the converter may be viewed as a cascade of a modified boost converter and buck converter. The switches are turned on and off synchronously. In the first regime, the modified boost converter operates in discontinuous mode while the buck converter in continuous mode. In the second regime, the reverse is arranged. Since high power factor is naturally achieved in the first regime, a simple feedback scheme suffices to regulate the output. In contrast, a feedforward-feedback scheme is necessary for the second regime to maintain both unity power factor and output regulation. Fig. 4 shows these arrangements. 
II. REGIME 1-OPERATION WITH DISCONTINUOUS INPUT CURRENT
The first operating regime takes advantage of the naturally high power factor of the discontinuous-mode converter [2] , [5] . Referring to Fig. 1 , the value of is relatively small so that the current through is maintained in discontinuous mode. The value of , on the other hand, is large enough to keep the output current in continuous conduction. In the steady state, during the interval when the switches are on, both inductance currents flow through the switches and discharges . When the switches are off, the current of flows through diodes and and charges up , while the current of is forced into the freewheeling diode . As soon as the current of vanishes, capacitor is idle while the current of keeps freewheeling through . The cycle ends at the instant the switches are turned on again. The aforementioned sequence of operations repeats itself every period . Waveforms of and are shown in Fig. 5 .
A. Derivation of Averaged Model for Regime 1
We now attempt to find an averaged model for the converter operating in the above-described regime, which will be viewed as a three-port circuit terminated by and [6] . Our purpose is to find the averaged values of the port variables and as marked in Fig. 1 . Referring to the waveforms of and shown in Fig. 5 , we can write down the averaged values over one switching cycle as follows: (1) (2) Fig. 6 . Averaged model for the first operating regime-input part in discontinuous mode and output part in continuous mode. (3) where is the peak current given by (4) Also, since is also equal to , we have (5) Thus, (1)- (3) become
From the above expressions, we have an averaged circuit model for the Sheppard-Taylor circuit, as shown in Fig. 6 .
B. Calculation of Input Power Factor and Harmonic Distortions for Constant-Frequency Operation
The input power factor of the proposed converter under no specific control action can be calculated as follows. Suppose the input voltage is a rectified sine wave, i.e., , where is normally rad/s (or rad/s in the United States and Japan). The input current waveform (in the averaged sense) is periodic with angular frequency (9) where (10) Note that is much greater than . The value of can be assumed constant. For the purpose of maintaining a constant output voltage, the duty cycle will also be constant. Hence, the rms value of the input current is (11) with being substituted for . The power input is (12) Hence, the input power factor of the system, with no feedforward control of power factor, is pf (13) where the involving definite integrals are functions of , the closed-form expressions of which are found in the Appendix. Fig. 7 shows a plot of the power factor versus the ratio from which we can see clearly that the converter itself provides inherently high power factor. Also, the total harmonic distortion (THD) can be found as THD pf (14) Fig. 8 shows a plot of THD versus . We have also performed a Fourier analysis on the averaged input current. Fig. 10 shows the harmonic distortions up to the ninth harmonics. 
C. Steady-State Design for Regime 1
In order to choose a suitable set of component values for a specified operating point, we need to consider the steady-state operating condition. When the input is a rectified sinusoidal voltage of amplitude and angular frequency , the current flowing into the storage capacitor is given by (7 (17) where is defined by (18) and the definite integral is a function of (see Appendix). A graphical representation of (17) is shown in Fig. 9 . 
D. Comparison with Cascaded Boost and Buck Converter
In this section, we attempt to make an objective comparison of the Sheppard-Taylor converter and the standard cascaded boost-buck converter. We will focus on two main performance aspects, namely, harmonic distortions and device stresses.
1) Comparison of Harmonic Distortions:
The harmonic distortions (up to the ninth harmonics) in the Sheppard-Taylor converter are shown in Fig. 10 . For ease of comparison, we also plot the corresponding harmonic distortions in the cascaded boost-buck converter in Fig. 11 . From the distortion curves, we make the following observations.
1) The Sheppard-Taylor converter achieves a minimum THD of 7% when is about 0.64, whereas the cascaded boost-buck converter achieves arbitrarily low THD at the expense of small , i.e., high-voltage stress.
2) Some figures of THD for comparison are shown in Table I from which we clearly see that at low-input line, the Sheppard-Taylor converter is marginally better, whereas at high-input line, it is significantly worse.
3) The third-harmonic distortion is generally much less in the Sheppard-Taylor converter as can be seen from Fig. 10 . However, the Sheppard-Taylor converter has comparatively richer higher harmonics. Thus, we see that the specific current stress in the Sheppard-Taylor converter is less than that in the cascaded boost-buck converter.
As regards maximum voltage stress, the two-switch Sheppard-Taylor converter has a voltage of across the switch during off time, regardless of the presence of isolation transformer, i.e., for both Figs. 1 and 12 . For the cascaded boost-buck converter, however, the maximum voltage stress depends on the exact configuration. For instance, in the singleswitch nonisolated version, the maximum voltage stress is , whereas in the single-switch isolated version, it is , where is the voltage reflected in the primary during core reset. In Table II , we tabulate the current and voltage stresses in the Sheppard-Taylor converter and the cascaded boost-buck converter. We also include in the table, for comparison, the stresses in a discontinuous-mode boost converter which appears in a two-stage configuration. 
E. Experimental Demonstration
A simple prototypic demonstration is presented in this section. The circuit is constructed almost exactly as in Fig. 1 , except that an isolation transformer has been included. The input to the circuit is a bridge rectifier and the circuit parameters are as shown in Table III . This set of values would ensure that the circuit operates in the expected regime, i.e., in discontinuous conduction mode (DCM) and in continuous conduction mode (CCM). The circuit has a TL494 voltage-mode control integrated circuit (IC) to maintain a fixed output voltage. The schematic experimental circuit is shown in Fig. 12 . A series of data corresponding to different steadystate operating points are taken, which have been plotted in Figs. 7-9, alongside the theoretical curves.
To verify the operation of the converter, we show here some typical waveforms for a particular set of parameter values at V and . The measured is 300 V, i.e., . Figs. 13 and 14 show the inductor current waveforms, confirming operation in the expected regime. The input voltage and current waveforms are shown in Fig. 15 . Note that the current waveform is actually a filtered version which has effectively removed the 100-kHz switching ripples. Finally, Fig. 16 shows the output voltage which is regulated at 50 V. The measured power factor for this particular case is 0.997. 
III. REGIME 2-OPERATION WITH CONTINUOUS INPUT CURRENT
With the input part (modified boost converter) operating in continuous mode, the Sheppard-Taylor converter can achieve unity power factor, provided that a suitable feedforward control is applied. Such is impossible with the standard boost topology, regardless of the control strategy. As we have mentioned in the Introduction, the boost converter always suffers a cusp distortion because for , the input current satisfies at for all integers . This situation is reflected in Fig. 3 . (See Todd [7] and Chow and Tse [8] for a detailed analysis of the cusp distortion in the boost converter.)
Apart from achieving theoretical harmonic-free line current, the Sheppard-Taylor converter can simultaneously regulate the output voltage if the output part is made frequency dependent, for instance, under a discontinuous-mode operation. Again, such is impossible with the usual boost-buck cascade [2] (Fig. 2) because the normal boost PFC stage requires duty cycle of values approaching one during a considerable portion of the mains cycle, disallowing discontinuous mode of the output buck converter. Using the modified boost converter, unity power factor is achieved with duty cycles less than 0.5, thus making it possible for a discontinuous-mode operation of the output buck converter.
A simple and low-cost method to achieve unity power factor is to apply current-mode control which essentially forces the input current to follow the input voltage waveform. Such a control can be viewed as a special duty-cycle modulation scheme, as can be explained in terms of an averaged model described in the next section. 
A. Averaged Model for Regime 2
The procedure for deriving the averaged model for this operating regime follows closely the one outlined in the previous section. However, the model in this case will have a frequency-dependent current source driving the output load, as shown in Fig. 17 . Note that in deriving this model, averaging is applied over the switching cycle.
B. Perfect Input Current Shaping Provided by the Modified Boost Converter
Our analysis starts with the same assumptions as made in the previous section. First, the input voltage is a rectified 50-Hz sine wave, i.e.,
. Second, the voltage across is nearly constant. As can be seen from the averaged model, in order for the input current to be proportional to the input voltage, i.e., , where is a constant, the duty cycle has to be varied theoretically according to (25) for , where . Note that controls the current amplitude and is usually adjusted via a feedback scheme.
An important observation is made here. The above equation shows that current shaping can be theoretically achieved for all , provided falls in the range zero-one. This requires that (26) which is a very weak condition and can be satisfied in most cases.
Remarks: Intuitively speaking, the input current in the boost converter fails to follow the sine wave because it cannot rise at in the absence of any dc voltage. This problem is resolved by the Sheppard-Taylor converter, where a dc voltage is always available from the storage capacitor even at .
C. Steady-State Design for Regime 2
Assuming that the input current is now under an appropriate control such that a sinusoidal waveform is maintained, the power input is given by (27) REGIME 2 OPERATION where is an important system parameter defined as (32) Fig. 18 shows the relation between and . In practice, two constraints affect the selection of .
1) The output buck stage is required to operate in discontinuous mode for the purpose of regulation. This necessitates satisfaction of the following inequality: which defines the range of loads that can be regulated. Note that an alternative form of (35) can be derived using (28) as (36)
Remarks: From (35), we see that a step-up application (i.e., ) would impose no lower bound for , while step down would require be greater than .
D. Experimental Demonstration
The experimental converter is constructed as in the previous case, but the inductance values are chosen to ensure that operates in CCM and in DCM. Table IV shows the parameter values of the experimental converter for this operating regime.
The control circuit consists of a simple current shaper for shaping the input current to a sinusoidal waveform, a simple frequency modulator for regulating the output voltage, and a multiplier circuit for power balancing (setting the amplitude of the sinusoidal input current waveform in accordance with the load power consumption). The operation of the input current shaper resembles that of a current-mode controller, which involves sensing the input current and comparing it with a mains voltage analog. The switches turn on by a clock signal and turn off when the input current hits the mains voltage analog. The clock that turns on the switches is frequency modulated. The required frequency modulation is performed by a simple 555 timer whose oscillation frequency is varied by a voltage-controlled current source which is, in turn, controlled by an error amplifier carrying information about the variation of the output voltage. Finally, the multiplier circuit sets the amplitude of the input current in accordance with the load power demand. A simplified schematic of the control circuit is shown in Fig. 19 . Fig. 20 shows the input current and voltage waveforms, confirming the power factor correction property. Note that the input current shown here has its switching frequency ripples removed by filtering. The output voltage is well regulated at 60 V 0.8 V, as shown in Fig. 21 . The measured power factor in this case is 0.999, which verifies the almost "perfect" power factor correction provided by the Sheppard-Taylor topology.
IV. CONCLUSION
Single-stage PFC regulators have received much attention recently as motivated by the demand for simple low-cost circuit topologies for low-medium power switching regulators with high-input power factor. Typical structures of singlestage PFC converters consist of a cascade combination of two converters sharing one (or a set of) active switch(es), which is controlled by one drive signal. The SSIPP [2] , BIFRED, and BIBRED [3] , [4] are well-known examples. This paper adds to the list of single-stage PFC regulators the rarely known Sheppard-Taylor converter whose potential for PFC applications was not recognized in the past. In particular, this paper introduces two regimes of operation of the single-stage Sheppard-Taylor converter that can achieve high power factor and output regulation. Among the two regimes, the one with a CCM converter cascading a DCM converter (Regime 2 as in the paper) should represent a less practical mode of operation due to the undesirable mandatory frequency variation and the high peak value of the DCM output current. Nonetheless, when operating in the other way around (Regime 1 as in the paper), the converter provides a useful alternative topology.
APPENDIX
The closed-form expressions for the two definite integrals used in Sections II-B and C are where, for brevity, is used to denote .
